Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog hdl code

Search list

[VHDL-FPGA-Verilog] SPI_verilog_vhdl

Description: spi接口的VHDL和Verilog-HDL源码-VHDL and Verilog-HDL code for spi
Platform: | Size: 13312 | Author: 张文 | Hits:

[VHDL-FPGA-Verilog] 2BCD

Description: 二进制转BCD码 verilog hdl Quartus II 9.0sp2 编译通过 所有的文件-Binary to BCD code verilog hdl Quartus II 9.0sp2 compile all the documents
Platform: | Size: 286720 | Author: 王冠 | Hits:

[VHDL-FPGA-Verilog] NET2

Description: This file with the wavelet transf Mallat implementation of wavelet Verilog hdl code modules for radi Modelsim 6.6 crack, can be used f A written using Verilog DDR2 cont Simple CPU VHDL implementation an Dual-port RAM design, using Veril Verilog language, a hardware-base FPGA embedded project combat, Man Application FPGA, FPGA-chip hardw Mallat implementation of wavelet Layer of one-dimensional wavelet
Platform: | Size: 1852416 | Author: sansfroid | Hits:

[VHDL-FPGA-Verilog] FPU

Description: Verilog HDL code for implementation of double floating point architecture. Program takes care of diffent exceptions like overflow, underflow, NaN etc
Platform: | Size: 696320 | Author: Ruchi | Hits:

[VHDL-FPGA-Verilog] serial_adder

Description: This is a simple Serial Adder for Quartus II. The source code is in verilog HDL
Platform: | Size: 392192 | Author: Junkie | Hits:

[VHDL-FPGA-Verilog] PLL

Description: Phase locked loop(PLL) Verilog HDL code
Platform: | Size: 20480 | Author: hr | Hits:

[VHDL-FPGA-Verilog] digital-clock-

Description: 本代码采用verilog HDL语言编写。实现的是数字跑表计时功能-The code using verilog HDL language. Implementation is a digital stopwatch timer functions
Platform: | Size: 161792 | Author: 西蟀 | Hits:

[VHDL-FPGA-Verilog] SDRAM-Verilog-HDL

Description: SDRAM控制器Verilog HDL-source-code.rar-SDRAM-controller-Verilog HDL-source-code.rar
Platform: | Size: 719872 | Author: 小单 | Hits:

[VHDL-FPGA-Verilog] cpu

Description: 5 stage pipeline CPU, verilog HDL code-5 stage pipeline CPU
Platform: | Size: 2048 | Author: dylan | Hits:

[VHDL-FPGA-Verilog] DAC8812

Description: DA转换，Verilog HDL 编的，可实现DA转化。DA芯片用的是DAC8812，实现16位数模转化。-DA conversion, Verilog HDL code, the DA conversion can be achieved. DA-chip using a DAC8812, 16-bit analog-to achieve transformation.
Platform: | Size: 674816 | Author: jackosn | Hits:

[VHDL-FPGA-Verilog] Verilog-HDL

Description: 包括交通灯控制等的Verilog HDL源程序 不是自己编的 是一本书里带的例程 很不错-Including Traffic Lights Control code, very impressive,enjoy sharing with you
Platform: | Size: 13458432 | Author: Alice | Hits:

[VHDL-FPGA-Verilog] verilog-HDL-learning

Description: 从零开始学verilog HDL ，包括Altera实验板原理图，xilinx实验板原理图和一些实验源程序-From scratch learn verilog HDL, including Altera experimental board schematic, xilinx test board schematics and source code of some experiments
Platform: | Size: 3766272 | Author: susu | Hits:

[VHDL-FPGA-Verilog] DE2-VGA-LED

Description: verilog HDL 语言编写的，FPGA的数码管和VGA的显示。调用时不必修改源码，只需引脚映射对就可以-verilog HDL language, FPGA digital and VGA display. Call without having to modify source code, you can just pin on the map
Platform: | Size: 5793792 | Author: | Hits:

[VHDL-FPGA-Verilog] Verilog-HDL

Description: 本文档提供了非常完整的Verilog HDL语言代码源程序，希望大家多多借鉴，我们一起进步，谢谢！-This document provides very complete Verilog HDL language code source program, hope everybody many reference, we together with progress, thank you!!!!!
Platform: | Size: 31744 | Author: 王萌 | Hits:

[VHDL-FPGA-Verilog] (www.entrance-exam.net)-GEN.-APP

Description: verilog hdl code for speed control of dc motor
Platform: | Size: 406528 | Author: syed rafeh hussaini | Hits:

[VHDL-FPGA-Verilog] Verilog-HDL

Description: 《Verilog HDL数字控制系统设计实例》书中的源代码。-source code of the book "Verilog HDL digital control system design example".
Platform: | Size: 11925504 | Author: zw | Hits:

[VHDL-FPGA-Verilog] jpeg-codec-in-verilog-HDL

Description: jpeg codec in Verilog HDL.-jpeg Code decoding used by Verilog HDL。
Platform: | Size: 24576 | Author: jerryzhang | Hits:

[VHDL-FPGA-Verilog] verilog

Description: verilog HDL 入门学习的源代码。 包括双向语法，计数器，状态机，锁存器，uart等-Introduction to learning verilog HDL source code. Including two-way grammar, counters, state machines, latches, uart, etc.
Platform: | Size: 3072 | Author: 鲁东 | Hits:

[VHDL-FPGA-Verilog] Verilog-code

Description: 关于一些经典的外国verilog HDL代码的总结。非常经典，可以作为初学者学习之用。-Summarize about some classic foreign verilog HDL code. Contains the comment section.
Platform: | Size: 71680 | Author: 郑羽深 | Hits:

[VHDL-FPGA-Verilog] Verilog-HDL--MODEL

Description: Verilog HDL程序设计教程verolog代码设计，包含各种基本代码-Verilog HDL programming tutorial verolog code design, includes a variety of basic code
Platform: | Size: 114688 | Author: HP_ccyz2012 | Hits:
« 1 2 3 4 56 7 8 9 10 ... 27 »

CodeBus www.codebus.net